Elmore delay has been extensively used for interconnect. delay estimation because its simplicity of evaluation makes it appropriate for layout design. However, since Elmore delay does not take into account the effect of inductance, the discrepancy between actual delay and Elmore delay becomes significant for long RLC transmission lines, such as for MCM and PCB interconnects. We describe a simple two-pole based analytic delay model that estimates arbitrary threshold delays for RLC lines when the response is non-monotone; our model is fa.r more accurate than the Elmore model. We also describe an application of our model for controlling response undershoot/overshoot and for the reduction of interconnect delay through constraints on the moments.
Introduction
Recently, accurate estimation of interconnect threshold delays and rise times has become essential to the design of high-speed systems. Many interconnect delay models have been advocated; these are classified roughly int,o simulation based models and closed form analytical models. Simulation methods such as SPICE give the most accurate insight into arbitrary interconnect structures, but are computationally expensive. Faster methods based on moment matching techniques are proposed in [13> 14, 15, 171, but are still too expensive to be used during layout optimization. Thus, Elmore delay 121. a first order analytical approximation of delay under step input, has been the most widely used model for performance-driven layout synthesis.
Recently, a number of analytical delay formulas have been proposed for interconnect delay based on the first few moments of the response under step and ramp input [5, 4 , 10, 11, 181 . The aut,hors of [5] [16] have used the first three moments to accurately compute two poles of the impulse response. Note that all of these approaches assume that the response is monotone (or overdamped) in deriving their respective delay models. However, for long lines with sufficient inductive impedance the response will be non-monotone.
For RLC lines, which are the necessary representation of interconnects whose inductive impedance cannot be neglected [8] , Elmore and other first-order delay models cannot accurately estimate signal delay because they are independent of inductance. To illustrate the effect of inductive impedance on the response, we consider a 2-port model for an interconnect driven by a step input with finite source impedance. Figure 1 discuss an approach to reduce the threshold delay by controlling the overshoot of the voltage response. This translates into a condition between the first and second moments of the interconnect transfer function, which are functions of driver and interconnect parameters. The remainder of this paper is organized as follows. Section 2 describes delay computation using our new model. Section 3 explains minimization of delay by allowing small ringing. Section 4 gives experimental results. and Section 5 states our conclusions.
New Delay Model for Interconnects
For simplicity, we consider a single interconnect line in st.udying response and delay models. We develop our delay model as a function of first and second moments (or coefficients) of the transfer function; note that the same delay model can be applied to the corresponding moment values of arbitrary interconnect trees. The denominator of the t.ransfer function of a single RLC interconnect line with source and load impedance ( degree-two polynomial [7] . 
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Solving (6) with respect to r and subtracting p / P from T yields the threshold delay time
Note that the two-pole approximation assumes that tlhe response at the load end of the line begins from t = 0.
However, for interconnects where time of flight, Tf = a, is non-negligible, the response remains zero until -w e z p ( -z ( p -5 ) ) . This procedure can' be extended to other (e.g., ramp) input waveforms.
Constraint on Moments for Control of Undershoot/Overshoot
In this section, we illustrate how our simple threshold delay model can yield simple analytic constraints for interconnect synthesis. Specifically, we address the question of finding interconnect and driver parameters for optimum delay with controlled ringing. Consider a t>his can he dvantageous in tjhat the threshold delay will decrease [19] . The problem with ringing is that it can cause false switching if the voltage response drops back below t.he threshold: hence, the advantages of ringing can be exploited only if the maximum oscillation (overshoot or undershoot) is bounded such that false switching does not occur. We now develop an analytical equation that achieves this control in terms of coefficients of the transfer function. Additional context for our discussion may he found in [lo] .
Thc voltage response for ringing is given by
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where p = t a n -' ( ! ) . To find the peaks of overshoot and undershoot iri the response, we set the derivative u i u t ( t ) to zero, yielding pt = n7r with n = 1 , 3 Similarly, for 5% overshoot, the relation between the coefficients is b! = 1.9162 and a corresponding delay estimate is To.9 = 1.2061. As expected, the delay increases for a strong undershoot requirement, and in general the delay increases if ringing in the response is suppressed [19] . The above constraint between o and /3 to reduce the undershoot in the response could be applied with the delay model in Equation (7) to perform delay-driven routing tree synthesis. 
Experimental Results
We evaluate the above models by simulating various RLC interconnect lines with different source/load impedances and different input rise times. We consider typical interconnect parameters encountered in MCM interconnects [3] . For all cases, the interconnect resistance, inductance and capacitance per length are r = 3.0 x 1 0 -4 R / p m , 1 = 0.433 p H / p m and c = 0.1 f F / p m , respectively and the length of the interconnect line ranges from 3000 to 50000pm. We also vary the load capacitance and the driver resistance from 2 to 3pF and from 10 to 700, respectively. We compute delays at thresholds ranging from 10% to 90% from the response at the load using the HSPICE simulator (see Tables 1 -4 for results with four of the configurations). For cases when the response is non-monotone the difference between delays from HSPICE and delays from our model is always less than 27% despite this large range of instances. The Elmore approximation always underestimates delays when the voltage thresholds are small, and can either overestimate or underestimate when the voltage thresholds are large. Overall, Elmore delay differs from HSPICE delay by up to 100%. When the response is monotone (i.e., with real poles), the maximum difference between our new model delay and HSPICE delay is 23%. 
Conclusions
We have developed a s i m p l e two-pole based analytical delay m o d e l which c a n e s t i m a t e delay times corresponding t o a r b i t r a r y threshold voltages when the interconnect response is non-monotone. Because o u r m o d e l takes into account the effect of i n d u c t a n c e , we c a n e s t i m a t e delay t.imes for RLC lines far m o r e accurately bhan w i t h the Elmore delay model. We have also discussed a delay minimization a p p r o a c h that uses controlled s m a l l ringing i n t,he response waveform. Ongoing work e x t e n d s the analysis of threshold delays under n o n m o n o t o n e response to m o r e general i n p u t waveforms. 
